Multiple-input multiple-output (MIMO) systems have been widely acclaimed in order to provide high data rates. Recently Lattice Reduction (LR) aided detectors have been proposed to achieve near Maximum Likelihood (ML) performance with low complexity. In this paper, we develop the fixed point design of an iterative soft decision based LR-aided K-best decoder, which reduces the complexity of existing sphere decoder. A simulation based word-length optimization is presented for physical implementation of the K-best decoder. Simulations show that the fixed point result of 16 bit precision can keep bit error rate (BER) degradation within 0.3 dB for MIMO systems with different modulation schemes.
INTRODUCTION
With the evaluation of wireless communication, multiple-input multiple-output (MIMO) systems have been adopted by different wireless standards such as IEEE 802.11n, IEEE 802.16e in order to achieve high data rates. Most of these standards have a specified minimum bit error rate (BER) or packet error rate (PER) to guarantee quality of service (QoS). Such as is specified as maximum tolerable BER according to IEEE 802.11n standard [1] .
The main challenge of MIMO system is to maintain the performance of the receiver with reduced complexity. Several algorithms have been proposed so far to address the issue offering different tradeoffs between performance and power consumption. The maximum likelihood (ML) detector offers optimal performance through exhaustive search, although its complexity increases exponentially with the number of transmitting and receiving antenna and bits in modulation [2, 3] . In contrast, linear detectors (LD) and sub-optimal detectors (zero forcing (ZF), minimum mean square error (MMSE) detectors) have been developed with significant performance loss.
Recently, lattice reduction (LR) has been proposed to achieve high performance with less complexity compared to the conventional K-best decoder [4, 5, 6] . These sub-optimal detectors are based on hard decisions. Hence, soft input-soft output (SISO) decoders are introduced with low density parity check (LDPC) decoder to achieve near Shannon performance with reasonable complexity [7, 8] .
When considering practical implementation, fixed point design is a crucial step for hardware implementation in application specific integrated circuits (ASICs) or field programmable gate arrays (FPGAs). This paper presents a fixed point design of iterative soft decision based LRaided K-best decoder proposed in [9] , which exploits the algorithm of on-demand child expansion in iterative soft decoder. For soft decoding, the log likelihood ratio (LLR) values from the K best candidates are first computed for LDPC decoder and then, these are fed to the LLR update unit as inputs to the next iteration. This process of iteration is continued until the difference between the last two iterations becomes negligible. After that, the last updated LLR values are used for hard decision.
In this paper, we have conducted a novel study on fixed point realization of iterative LR-aided Kbest decoder based on simulation. This process involves 2 steps: first is to select optimized architecture for each sub-module of K-best decoder, and the second one is to perform the fixed point conversion. The choice of proper architecture makes the hardware implementation easier, while the fixed point conversion minimizes the bit length of each variable. These objectives lead to the minimization of hardware cost, power, and area as well.
The simulation based optimization of word-length can minimize the total bit width of variables while obtaining similar BER. The results show that the total word length of only 16 bits can keep BER degradation within 0.3 dB for MIMO with different modulation schemes. For QPSK modulation, precision of 16 bits results in less than 0.3 dB degradation, while 16 QAM and 64 QAM modulation provide 0.2 dB and 0.3 dB decrease in performance respectively compared to those of the floating bits of MIMO decoder.
The rest of the paper is organized as follow. In Section II we have introduced soft decision based LR-aided MIMO decoding algorithm. Next, in Section III fixed point realization of iterative decoder is proposed. Then, we analyze the results for all of our studied cases in Section IV. Finally, Section V concludes this paper with a brief overview.
SYSTEM MODEL
Let us consider a MIMO system operating in M-QAM modulation scheme with transmit antenna and receiving antenna. Hence, it can be represented as:
,
where is the dimensional transmitted complex vector, is complex channel matrix and is the dimensional received complex vector. Noise is a dimensional circularly symmetric complex zero-mean Gaussian noise vector with variance . The corresponding real signal mode is: ,
where , and . . (⋅) and (⋅) denote the real and imaginary parts of a complex number respectively. ML detector solves for the transmitted signal by performing:
.
Here, denotes 2-norm, is the candidate vector, and represents the estimated transmitted vector. This MIMO detection problem can be represented as the closest point problem in [10] , and it performs a search through the set of all possible lattice points. In real signal mode, each antenna provides a search of 2 level: one for real part and the other for imaginary. The search is satisfied by the solutions with minimum error between sent and received signal. ML detector performs a search of all possible branches of the tree. Hence, it can obtain the maximum performance with exponentially increasing hardware complexity. Therefore, LR-aided detection is used to reduce the complexity of the ML detector [11] . Since lattice reduction requires unconstrained boundary, so the following change is made to (3) to obtain a relaxed search:
, (4) where is unconstrained constellation set as . But may not be a valid constellation point, so a quantization step is applied: ,
where is the symbol wise quantizer to the constellation set . However, this type of naive lattice reduction (NLD) does not acquire good diversity multiplexing tradeoff (DMT). Hence, MMSE regularization is employed as follows: (6) where is a zero matrix and is a identity matrix [12, 13] . Eq. (4) can be represented as: (7) LR-aided detectors apply lattice reduction to the matrix to find a more orthogonal matrix where T is a unimodular matrix. This reduction effectively finds a better basis for the lattice and reduces the effect of noise and error propagation. After the reduction, the NLD with MMSE becomes ,
where is the complex received signal vector and is a one matrix. After shifting and scaling, (8) became the following one. .
2.1 LR-aided Decoder LR-aided K-Best decoder belongs to a breath first tree search algorithm. At a high algorithmic point of abstraction, the LR aided K-best search is performed sequentially, solving for the symbol at each antenna. In the beginning, QR decomposition on is performed, where Q is a orthonormal matrix and R is a upper triangular matrix. Then (8) is reformulated as ,
where . The error at each step is measured by the partial Euclidean distance (PED), which is an accumulated error at a particular level for a given path through the tree. For each level, the K best nodes are calculated, and passed to the next level for consideration. At the last level, the K paths through the tree are evaluated to find K nodes with minimum PED for hard decision. In our adopted algorithm proposed in [9] , the process of node calculation is optimized by on-demand child expansion.
On-demand Child Expansion
On-demand child expansion employs the principle of Schnorr-Euchner (SE) enumeration [14, 15] in a strictly non-decreasing order. It involves expanding of a node (child) if and only if all of its better siblings have already been expanded and chosen for future candidates [16] . Hence, at an arbitrary level of tree, the number of nodes needs to be expanded is bounded by in the worst case scenario. For the entire tree, it becomes . While considering the conventional K-best algorithm, the number of the expanded nodes is equal to , where m is the number of nodes of the modulation scheme. For instance, with list size, K = 4 and = 8, it requires 112 nodes for on-demand and 1024 nodes for conventional K-best algorithm to be expanded considering 16QAM modulation scheme. Therefore, use of on-demand child expansion requires significantly less computation, which reduces hardware complexity as well.
While working with soft decision, each path of chosen K best paths is considered as potential candidate. Hence, these K paths are passed to the soft-input soft-output (SISO) decoder for soft decoding.
Iterative Soft Decoding
LDPC decoder in [17] calculates approximate LLR from the list of possible candidates using (11) .
where and are the candidates values {-1 or 1} and LLR values except k-th candidate respectively. In order to perform the soft decoding, the LLR values are first computed at the last layer of K-best search. Then, the soft values are fed into the iterative decoder for the subsequent iteration. This process is continued till the difference in error levels between the last two iterations becomes negligible. At the end, the last updated values are used for hard decision.
FIXED POINT REALIZATION
The system level diagram of adopted iterative LR-aided K-best decoder in [9] is presented in Fig. 1.
FIGURE 1: System level model of iterative LR-aided K-best decoder.
The fixed point realization of iterative LR-aided decoder involves two steps: First is the architecture selection of each sub-module and the second is the fixed point conversion. The selection of proper architecture makes the hardware implementation easier, and the fixed point conversion minimizes the bit widths of variables. Hence, it can reduce hardware cost including area, power and time delay.
Architecture Selection of Each Sub-module

QR Decomposition
There are three well known algorithms for QR Decomposition proposed in [18] . Among them, the Givens rotation algorithm implemented by Coordinate Rotation Digital Computer (CORDIC) scheme under Triangular Systolic Array (TSA) in [19, 20] is selected for QR Decomposition. CORDIC is adopted due to its simple shift and operations for hardware implementation with reduced latency and it can be implemented easily exploiting parallel and pipeline architecture.
Lattice Reduction
The Lenstra-Lenstra-Lovasz (LLL) algorithm proposed in [21] is a popular scheme for implementing lattice reduction. It can obtain optimal performance with low complexity. Hence, it is suitable for hardware realization by transforming the complicated division and the inverse root square operation into Newton-Raphson iteration and CORDIC algorithm respectively [22] .
LDPC Decoder
The hardware design of LDPC Decoder in [17] consists of separate LLR calculation unit. It takes one of the candidates at a given time and computes the LLR value at each clock cycle. Then, the new LLR is compared to the maximum of previous LLRs. Hence, this unit has to keep track of 2 values for each LLR. One for those whose k-th of the candidate list is 1 (Lambda-ML), and the other for 0 (Lamdba-ML-bar). After that, the LLR values are calculated as the subtraction of Lamdba-ML and Lamdba-ML-bar divided by 2.
Fixed Point Conversion With Word Length Optimization
In order to perform the fixed point conversion, all floating-point variable and arithmetic operations are converted into fixed point version. It is simulated by MATLAB HDLcoder, which is bit-accurate with verilog source code and mimics the actual operation in hardware.
Each word length is then optimized to determine the minimum bit width for each fixed point variable keeping high performance within tolerated error limit. To choose the length of proper precision bits, first minimum integer word length is calculated under large data simulation. After that, the minimum and maximum value of each variable is calculated through MATLAB profiling.
To estimate precision bits, first minimum and maximum fractional word length are chosen through extensive simulation. Then the bit error rate (BER) performances are evaluated for subsequently decreasing word length from max to selected min. At the end, the word length for which high performance with lower and tolerable error limit can be achieved, is selected as final optimized precision bit length.
SETUP AND RESULTS
This section demonstrates the performance of iterative soft decision based LR-aided K-best decoder in [9] for MIMO with different modulation schemes. The signal to noise ratio (SNR) is defined as the ratio of received information bit energy to noise variance.
We first analyze the performance of four iterations of iterative LR-aided decoder with list size of 4 for different modulation schemes. We also demonstrate the comparison of performance for floating word length with that of fixed one. For iterative decoder, as shown in [9] the improvement gained from the 3rd to 4th iteration is limited and negligible for iteration beyond that. Hence, we consider BER versus SNR curve of 4th iteration in order to compare among maximum performances.
Simulation and Analysis
The performance of four iterations of MIMO for QPSK modulation scheme is presented in Fig. 2 . As shown in Fig. 2 , for QPSK modulation scheme with list size of 4, we observe 1.5 dB improvement in BER due to the 2nd iteration at the BER of . When we compare the performance of 1st iteration with 3rd and 4th one, the improvement increases to 3.0 and 4.2 dB respectively. Next, the performances of four iterations for 16QAM and 64QAM modulation schemes are given in Fig. 3 . As demonstrated in Fig. 3(a) , the performance of 2nd iteration is approximately 1.5 dB better than the 1st one with K as 4 for 16QAM modulation scheme. When increasing the iteration, the performance improves by 3.0 dB for the 3rd and 4.0 dB for the 4th iteration compared to the 1st one.
For 64QAM modulation scheme having the same K as in 16QAM, the improvement due to the 2nd iteration is 1.5 dB, as shown in Fig. 3(b) . If we then compare the 3rd and 4th iteration with respect to the 1st one, the improvements are 3.0 dB and 4.0 dB respectively. Therefore, with iteration number, the performance between i-th and (i+1)-th iteration becomes saturated.
Comparison of Performance
The comparison of performance of iterative LR-aided decoder using floating bit length with that of fixed precision word length is presented in Fig. 4 for QPSK modulation scheme. The simulation is done for MIMO system with K equal to 4. We consider only the 4th iteration in order to evaluate comparison among maximum performances. As shown in Fig. 4 , when considering bit length of 16 bits, the performance degrades 0.3 dB comparing with the floating one. If we decrease the word length to 14 bits, the performance decreases to 1.3 dB. Hence, 16 bits of fixed word length can limit the performance degradation to 0.3 dB at the BER of . While considering the performance of 64QAM, shown in Fig. 5(b) , 16 bit precision limits the degradation to 0.3 dB. When evaluating for fixed 14 bits, the performance decreases to more than 1.3 dB. Therefore, 16 bits of fixed word length can keep the BER performance degradation within 0.3 dB for QPSK, 16QAM and 64QAM modulation schemes.
CONCLUSION
In this paper, we develop the fixed point design of an iterative soft decision based LR-aided Kbest decoder. A simulation based word-length optimization provides feasible solution for hardware implementation with the selection of efficient architectural sub-components. Besides, the fixed point conversion also minimizes the bit width of each variable. Hence, it can reduce hardware cost including area, power and time delay.
Simulation results show that the total word length of only 16 bits can keep BER degradation about 0.3 dB for MIMO with different modulation schemes. For QPSK modulation, precision of 16 bits results in less than 0.3 dB degradation, while 16 QAM and 64 QAM modulation provide 0.2 dB and 0.3 dB decrease in performance respectively compared to those of the floating bits of MIMO decoder. Future scope of this proposed work includes but not limited to the hardware implementation of LR-aided iterative K-best decoder in order to validate our fixed point design.
